点击图片查看原图
针对LPC2917FBD144解密及系列NXP LPC芯片解密，上海芯片解密中心专业为广大客户提供成熟的IC解密技术服务，保证解密成效高，周期短。欢迎有LPC2917FBD144解密需求的广大客户联系我们致芯科技，竭诚为您服务。
结合一个ARM968E-S的LPC2927/2929 CPU核心有两个集成中医块操作的频率125 MHz,全速USB 2.0 OTG和设备控制器,可以和林,56 kB到768 kB SRAM,闪存,外部内存接口,三个10位adc,和多个串行和并行接口在一个芯片上针对消费者,工业和通信市场。优化系统功耗,LPC2927/2929有一个非常灵活的时钟生成单元。
LPC2917FBD144 Features：
·ARM968E-S processor running at frequencies of up to 125 MHz maximum.
·Multi-layer AHB system bus at 125 MHz with four separate layers.
·On-chip memory:
-Two Tightly Coupled Memories (TCM), 32 kB Instruction TCM (ITCM), 32kB Data TCM (DTCM).
-Two separate internal Static RAM (SRAM) instances; 32 kB SRAM and 16kB SRAM.
-8 kB ETB SRAM also available for code execution and data.
-Up to 768 kB high-speed flash-program memory.
-16 kB true EEPROM, byte-erasable and programmable.
·Dual-master, eight-channel GPDMA controller on the AHB multi-layer matrix which can be used with the Serial Peripheral Interface (SPI) interfaces and the UARTs, as well as for memory-to-memory transfers including the TCM memories.
·External Static Memory Controller (SMC) with eight memory banks; up to 32-bit data bus; up to 24-bit address bus.
·Serial interfaces:
-USB 2.0 full-speed device/OTG controller with dedicated DMA controller and
on-chip device PHY.
-Two-channel CAN controller supporting FullCAN and extensive message filtering.
-Two LIN master controllers with full hardware support for LIN communication. The LIN interface can be configured as UART to provide two additional UART interfaces.
-Two 550 UARTs with 16-byte Tx and Rx FIFO depths, DMA support, and RS485/EIA-485 (9-bit) support.
-Three full-duplex Q-SPIs with four slave-select lines; 16 bits wide; 8 locations deep;Tx FIFO and Rx FIFO.
-Two I2C-bus interfaces.
以上是针对LPC2917FBD144芯片性能特征的简单概述，供广大客户借鉴参考。更多详细LPC2917FBD144解密信息请关注